Performance Enhancement of a Graphene-Zinc Phosphide Solar Cell Using the Electric Field-Effect by Vazquez-Mena, Oscar et al.
1 
 
Performance Enhancement of a Graphene-Zinc 
Phosphide Solar Cell using the Electric Field-Effect   
Supporting Information 
Oscar Vazquez-Mena,1,2 Jeffrey P. Bosco,3 O. Ergen,1,2 Haider I. Rasool,1,2 Aidin 
Fathalizadeh,1,2  Mahmut Tosun,2,4 Michael Crommie,1,2,5 Ali Javey,2,4 Harry A. Atwater,3 and 
Alex Zettl1,2,5 
1 Department of Physics, University of California, Berkeley, California 94720, U.S.A. 
2Material Sciences Division, Lawrence Berkeley National Laboratory, Berkeley, California 
94720, U.S.A. 
3Department of Applied Physics and Department of Chemical Engineering, California 
Institute of Technology, Pasadena, California 91125, U.S.A. 
4Electrical Engineering and Computer Sciences, University of California, Berkeley, 
California 94720, U.S.A. 
5Kavli Energy Nanosciences Institute at the University of California, Berkeley, and the 
Lawrence Berkeley National Laboratory, Berkeley, California 94720, U.S.A. 
 
Corresponding Authors: 
Prof. Alex Zettl (azettl@berkeley.edu) 
Oscar Vazquez-Mena (oscar.vazquezmena@gmail.com) 
  
2 
 
Supporting Information Content 
A) Fabrication process 
B) Capacitance measurements for Figure 3.D 
C) Calculations of carrier concentration, change in graphene Fermi level and built-in 
potential 
D) Photovoltaic measurements instruments 
  
3 
 
A) Fabrication process  
The process flow fabrication for the devices is illustrated below in Figure S1. We start with a Zn3P2 layer 
7 m thick on top a Zn-doped GaAs substrate 500 m thick as shown in step 1 (from step 2 to 8 we only 
show the Zn3P2 and we omit the GaAs substrate). Then an oxide layer labeled Oxide-1 is deposited on the 
substrate and is composed of a 20 nm thick ZrO2 film deposited by atomic layer deposition followed by a 
40 nm thick SiO2 layer deposited by electron beam evaporation (step 2). The oxide-1 layer is patterned by 
e-beam lithography and lift-off. Then a graphene layer, grown on copper by chemical vapor deposition, is 
transferred onto the substrate covering the entire chip (step 3). The graphene is then patterned by e-beam 
lithography and O2 plasma (step 4). To make electrical contact to graphene, a Cr(10 nm)/Au(80 nm) thick 
layer labeled as Au-C is deposited on top of oxide-1 (step 5). The oxide-1 layer prevents an electric short 
between the Au-C and Zn3P2. Then the gate oxide layer, labelled as Oxide-2, is deposited. It has the same 
composition as oxide-1, 20 nm thick ZrO2 film deposited by atomic layer deposition followed by a 40 nm 
thick SiO2 layer deposited by electron beam evaporation (step 6). As a gate electrode we use a thin Au 
layer consisting of 3 nm of Cr and 12 nm of Au (Au-G) deposited by thermal evaporation (step 7). 
Finally, an Ag electrode is deposited directly on top of Zn3P2 to make an ohmic contact with Zn3P2. 
Figure S1: Fabrication Process Flow 
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B) Series of capacitance measurements 
The capacitance measurements were performed using an HP4192 LF Impedance Analyzer with an 
excitation of 50 mV @ 105 Hz.  
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For the data from Figure 3.D we apply a top gate voltage with a Keithley sourcemeter. We observed 
variations in the measurements, so we performed a series of 5 measurements at each gate voltage of 1, 0 
and 1 V that are shown in Figure S2. 
 
Figure S2. The plot shows five measurements at Vg= 1 (Vg_+1_M1 to Vg_+1_M5) with “triangle” 
markers, at Vg=0  (Vg_0_M1 to Vg_0_M5) with “circle” markers, and at Vg= 1 V  (Vg_1_M1 to 
Vg_1_M5) with “star” markers. Their corresponding linear fittings are also shown with dashed lines 
for Vg=1 V, solid lines for Vg=0, and dotted lines for  Vg=1 V, as well as linear fit equation next to the 
data labels. We extracted the built-in potential for each measurement and averaged for Vg=1, 0 and 1 
V. The averaged values are shown in the text boxes. The horizontal bars represent the error taken from 
the standard deviations. 
 
These data were taken as follows. We apply a Vg=1 V and ramp Vbi from 0.5 to 0.2 V. From this data 
we obtain our first data for Vg=1 (Vg_-1_M1 in previous plot). Then we left Vg and Vbi electrically 
floating for 30 min. After the 30 min we applied again Vg=1 V and ramp Vbi from 0.5 to 0.2 V to 
obtain our second set of data for Vg=1 V (Vg_-1_M2). We repeated the same process 3 more times to 
obtain our 5 sets of measurements for Vg= 1 V. This procedure was repeated again for Vg=0. We left 
the device electrically floating, then apply Vg=0 and ramp Vbi from 0.5 to 0.2 V. Then we float again Vg 
and Vbi, wait 30 min, and then set again Vg=0 and ramp Vbi from 0.5 to 0.2 V until we get 5 data sets. 
6 
 
The same was done for Vg= 1 V. In this way we got 5 measurements for each of the gate voltages of 1, 
0 and 1 V, with 30 minutes between each measurement leaving the device floated (disconnecting our 
probes from the device). 
The mean value with error tolerances obtained for the built-in potentials are: 
At VG=1 V  Vbi=0.180.02 V  
At VG=0 V  Vbi=0.310.04 V 
At VG=+1 V  Vbi=0.440.06 V 
 
 
C) Calculation of carrier concentration, change in graphene Fermi level and built-in 
potential 
C.1) Carrier concentration in Zn3P2 extracted from Figure 2.B: 
 
The total capacitance CT, measured in Figure 2.B, is equal to the equivalent capacitance of the oxide 
capacitance CO in series with the capacitance CD from the depletion zone in Zn3P2 (1/CT=1/CO+1/CD). 
At negative voltages, in the accumulation mode, CT58 nF/cm2. Since, CD because there is no 
depletion width, then CO=CT58 nF/cm2. 
At positive voltages, in depletion mode, CT40 nF/cm2. Since 1/CD=1/CT1/CO, then CD=128 nF/cm2. 
Since CD=sc/W, where W is the depletion width, and sc=118.85E-14 F/cm, then d=76 nm. 
From the depletion width we can estimate the carrier concentration through the expression: 
W=2ඨఌ௞்௟௡ሺ
ಿಲ
೙೔ ሻ
௤మேಲ . Substituting for ni=3.5E20 m
-3 (Springer database) and NA=6E22 m-3 gives W73 nm. 
Thus the estimated carrier concentration in Zn3P2 is 6x1016 cm-3. 
 
 
C.2) Carrier concentration in Zn3P2 extracted from Figure 3.D: 
 
1/C2=2 (Vbi-V)/qNA, thus, the slope of the function is equal to: 
(1/C2)/V=-2/qNA, and 
 NA=2/(q)(V/ (1/C2))  
Substituting that =118.85E14 F/cm, and taking from Figure 3.D for VG=0 that for V=-0.7 V, 
(1/C2)=90.9E-6  cm4/nF2, we obtain NA=9.881016 cm-3. 
 
 
C.3) Change in Fermi level in graphene induced by gate voltage: 
 
The gate dielectric consists of a 20 nm layer of ZrO2 with a 40 nm layer of evaporated SiO2. Our 
characterization of the films has given values of (ZrO2)=18 and (SiO2)=5.6. From here we can estimate 
the capacitance of the layer: 
C(ZrO2)=18(8.85E-14F/cm)/20 nm=  796 nF/cm2,  
C(SiO2)= 5.6(8.85E-14F/cm)/40 nm=  123.9 nF/cm2 
Total capacitance (series) is: 107.21 nF/cm2 
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The charge induced in graphene can be easily calculated from Q=CV, for a gate voltage of 1 V: 
Q=CV= (107.21 nF/cm2)  (1 V)= Q=107.21 nC/cm2= 6.68 x1011 e/cm2. 
The corresponding change in Fermi level: 
∆EFvFħ√(πn)≈(1.15E8 cm/s)(6.58E-16 eVs)√(6.68E11cm-2)=0.109 eV0.11 eV. 
Thus, the estimated change in graphene Fermi level for VG=1 V is 0.11 eV. 
Where vF= 1.15E8 cm/s is taken from Xu et al. Appl. Phys. Lett. 98, 133122 (2011) 
 
C.4) Built-in potential induced by gate voltage 
 
The built-in potentials were extracted by extrapolating to the abscissa of 1/C2(VB) for each of the 
measurements and then averaging and setting the standard deviation as error tolerance. The mean values 
extracted are: 
 
At VG=1,  Vbi= 0.4420.062 V  
At VG=0,  Vbi= 0.3090.037 V 
At VG=1, Vbi=0.188 0.016 V 
 
The change in built-in potential when VG goes from 1 to 0 V is: 
Vbi=Vbi(VG=0) Vbi(VG=-1 V)= (0.309 0.037 V)  (0.1880.016 V)=0.1210.040 V 
 
The change in built-in potential when VG goes from 0 to +1 V is: 
Vbi=Vbi(VG=+1) Vbi(VG=0 V)= (0.442 0.062 V)  (0.3090.037 V)=0.1330.072 V 
 
 
 
D) Photovoltaic measurements instruments 
Photovoltaic conversion was measured under an Oriel AM1.5 sunlight simulator (model 67005).   
